

Error Modelling in SRAMs and DRAMs

SPP1500.itec.kit.edu

Norbert Wehn, Christian Weis, Matthias Jung

Microelectronic System Design Research Group
University of Kaiserslautern


RAP MiniWorkShop TUM, January 2016, Norbert Wehn

SRAM Resilience

2

Errors under consideration

- Soft errors: Q_{crit}
- Noise: V_{SVNM}
- Read errors: t_{read_delay}
- Write voltage errors: V_{min_Swing}





Behaviour of critical parameters for potential failure



- Technology nodes 20nm...7nm (FinFET's PTM models)
- 6T SRAM cell, 8T SRAM cell
- Process parameter variations
 - Mask offsets (channel length, Fin thickness, Fin height)
 - Film thickness variations (Oxide thickness)
 - Line edge roughness (channel length, Fin thickness)
 - Random Dopant Fluctuations (threshold voltage)
 - Metal Gate granularity (Gate work function)
- Resilience robustness via Monte Carlo Simulations

RAP MiniWorkShop TUM, January 2016, Norbert Wehn

spp1500.itec.kit.edu







DRAM Chip Failures

Analysis of dozens high-performance computing clusters (300 terabyte-years of DRAM usage)

- System failures: not software problems, but more than 60% of machine outage results from hardware issues
- Most common hardware problem was faulty DRAM


Two error types

- soft errors
- “hard” errors

Prevailing wisdom


- soft errors are much more common than “hard” errors

IEEE Spectrum Nov. 2015






Advanced MPSoC in Mobile Application

- 3D-Integration of baseband processing, accelerators, CPUs, GPUs and DRAM
- Memory bandwidth/energy bottleneck \Rightarrow Wide I/O DRAM
- WIOMING 3D Magali (LETI): 65nm, 72mm², 1250 TSV, heaters/sensors




Wide I/O DRAM (50nm):
512 I/Os, 1Gb, 4 Channels,
SDR@200MHz, 12.8 GBps,






3D-DRAM Retention Error Model

Observation I: Variable Retention Times (VRT)





3D-DRAM Retention Error Model


Observation II: Data Pattern Dependency (DPD)




13

3D-DRAM Retention Error Model



DRAMSys

RAP MiniWorkShop TUM, January 2016, Norbert Wehn spp1500.itec.kit.edu 

14

3D-DRAM Retention Error Model


- Bit flips: only bit flips from 1 to 0 possible (No-Anticells)
- Modelling of Data Pattern Dependency (DPD)
- Modelling of Variable Retention Times (VRT)



Assumptions for retention errors in a single DRAM bank

- Gaussian distributed (μ , σ) for each temperature value T and refresh time t_{REF}

Measurement Table			
Temp.	Time	μ	σ
90°C	202ms	5	0.2
...
100°C	202ms	25	3

- Retention errors uniformly distributed in a DRAM bank
- DPD: $x\%$ (in our case $\sim 10\%$) of errors assumed to be data dependent
neighboring cells are considered \Rightarrow flip only if neighbor "1" ≤ 4

RAP MiniWorkShop TUM, January 2016, Norbert Wehn spp1500.itec.kit.edu 



Cross Layer@Refresh Policy

17

Separation of DRAM Stack into **unreliable** and **reliable** regions


- Unreliable region: bottom DRAM layer with disabled refresh
- Reliable regions: higher DRAM layers with temperature aware refresh
- Access unreliable region while reliable region is refreshed
- Data lifetime < refresh period
- Inherent error resilience

Three applications

- Baseband processing
- Graph processing/Link assessment
- Image processing


⇒ Saves up to 25% refresh power

⇒ Increases bandwidth



Reverse Engineering of Wide I/O

18



Test procedure

- Fill the DRAM Banks with '1's
- Heat it up on one side to get a temperature gradient in a single bank
- Readout the DRAM content as bitmap




DRAM Reverse Engineering

- Precise heating capability
 - Exploitation of retention errors
- ⇒ Reverse engineering of internal DRAM structures possible

Rowhammer attacks on DRAMs

- Continuously activate/precharge/activate/precharge on a specific row flips bits in neighbouring rows



Project Zero

News and updates from the Project Zero team at Google

Monday, March 9, 2015

Exploiting the DRAM rowhammer bug to gain kernel privileges

Posted by Mark Seaborn, sandbox builder and breaker, with contributions by Thomas Dullen, reverse engineer

[This guest post continues Project Zero's practice of promoting excellence in security research on the Project Zero blog]

Overview



"Rowhammer" is a problem with some recent DRAM devices in which repeatedly accessing a row of memory can cause bit flips in adjacent rows. We tested a selection of laptops and found that a subset of them exhibited the problem. We built two working privilege escalation exploits that use this effect. One exploit uses rowhammer-induced bit flips to gain kernel privileges on x86-64 Linux when run as an unprivileged userland process. When run on a machine vulnerable to the rowhammer problem, the process was able to induce bit flips in page table entries (PTEs). It was able to use this to gain write access to its own page table, and hence gain read-write access to all of physical memory.




DRAMMeasure



- Precise control of temperature (heating and cooling) of DRAM SO-DIMMs
- Measuring currents / power of DRAM SO-DIMMs
- Can be applied to any DDR3/4 SO-DIMM based platform (FPGA, CPU ...)
- Measuring retention errors



21



The screenshot shows the website for the Microelectronic Systems Design Research Group. It features a navigation menu on the left with options like Home, Publications, Tools, DRAMPower, DRAMSpec, DRAMSys, IceWrapper, Partners, and Contact. The main content area is titled 'Tools' and lists four tools: DRAMPower (Fast and Accurate DRAM Power and Energy Estimation for DRAM), DRAMSpec (A High-Level DRAM Timing, Power and Area Exploration Tool), DRAMSys (A Flexible DRAM Subsystem Design Space Exploration Framework), and IceWrapper (A SystemC Wrapper for 3D-ICE). The right sidebar contains 'Quick Links Group' and 'Quick Links Allgemein' with various links. The footer includes 'RAP MiniWorkShop TUM, January 2016, Norbert Wehn' and the URL 'spp1500.itec.kit.edu'.

22

Literature

Circuit Resilience Roadmap
V. Kleeberger, C. Weis, U. Schlichtmann, N. Wehn Chapter 7 in: *Reis, Ricardo, Cao, Yu, Wirth, Gilson (Eds.): Circuit Design for Reliability, Springer, January, 2015, p. 121-143*

A Cross Layer Approach for Efficient Thermal Management in 3D Stacked SoCs
M. Jung, C. Weis, N. Wehn. *Accepted for publication, Journal of Microelectronics Reliability, Elsevier 2016.*

Efficient Reliability Management in SoCs - An Approximate DRAM Perspective
M. Jung, D. Mathew, C. Weis, N. Wehn. *Accepted for publication, 21st Asia and South Pacific Design Automation Conference (ASP-DAC), January, 2016, Macao, China.*

Omitting Refresh - A Case Study for Commodity and Wide I/O DRAMs
M. Jung, Éder Zulian, M. Mathew, M. Herrmann, C. Brugger, C. Weis, N. Wehn. *1st International Symposium on Memory Systems (MEMSYS 2015), October, 2015, Washington, DC, USA.*

Retention Time Measurements and Modelling of Bit Error Rates of WIDE-I/O DRAM in MPSoCs
C. Weis, M. Jung, P. Ehses, C. Santos, P. Vivet, S. Goossens, M. Koedam, N. Wehn. *IEEE Conference Design, Automation and Test in Europe (DATE), March, 2015, Grenoble, France.*

DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework
M. Jung, C. Weis, N. Wehn. *IPSI Transactions on System LSI Design Methodology (T-SLDM), August, 2015.*

RAP MiniWorkShop TUM, January 2016, Norbert Wehn spp1500.itec.kit.edu 