





























































Literature
Circuit Resilience Roadmap
V. Kleeberger, C. Weis, U. Schlichtmann, N. Wehn Chapter 7 in: Reis, Ricardo, Cao, Yu, Wirth, Gilson (Eds.): Circuit Design for Reliability, Springer, January, 2015, p. 121-143
A Cross Layer Approach for Efficient Thermal Management in 3D Stacked SoCs M. Jung, C. Weis, N. Wehn. Accepted for publication, Journal of Microelectronics Reliability, Elsevier 2016.
Efficient Reliability Management in SoCs - An Approximate DRAM Perspective
M. Jung, D. Mathew, C. Weis, N. Wehn. Accepted for publication, 21st Asia and South Pacific Design Automation Conference (ASP-DAC), January, 2016, Macao, China.
Omitting Refresh - A Case Study for Commodity and Wide I/O DRAMs
M. Jung, Éder Zulian, M. Mathew, M. Herrmann, C. Brugger, C. Weis, N. Wehn. 1st International Symposium on Memory Systems (MEMSYS 2015), October, 2015, Washington, DC, USA.
Retention Time Measurements and Modelling of Bit Error Rates of WIDE-I/O DRAM in MPSoCs C. Weis, M. Jung, P. Ehses, C. Santos, P. Vivet, S. Goossens, M. Koedam, N. Wehn. <i>IEEE Conference Design,</i> <i>Automation and Test in Europe</i> (DATE), March, 2015, Grenoble, France.
DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework M. Jung, C. Weis, N. Wehn. IPSJ Transactions on System LSI Design Methodology (T-SLDM), August, 2015.
RAP MiniWorkShop TUM, January 2016, Norbert Wehn spp1500.itec.kit.edu