

Welcome!

... to the SPP1500 Miniworkshop

"Current Application and Future Evolution of the RAP Model"

January 08, 2016, TU München

RAP Model Status - Summary on Feedback	Andreas Herkersdorf
Error Modeling for Memories	Norbert Wehn
RAP Extensions for addressing Uncertainty Distributions	Faramarz Khosravi
of Components	
The Interdependencies in the Scope of RAP	Hussam Amrouch
Lunch	
Workgroup planning and assignments	all
Workgroup meeting(s)	
Workgroup presentations	all
Wrap up	Andreas Herkersdorf
	Error Modeling for Memories RAP Extensions for addressing Uncertainty Distributions of Components The Interdependencies in the Scope of RAP Lunch Workgroup planning and assignments Workgroup meeting(s) Workgroup presentations

Michael Glaß, Ulf Schlichtmann, Norbert Wehn & Andreas Herkersdorf

ТИП

Technische Universität München

Questions posted to SPP 1500 partners

- In what form or application do you make use of RAP in your SPP project?
- What are obstacles / inhibitors for RAP applicability in its present form?
- What do you expect from / would you like to see as future RAP development?



SPP1500 Miniworkshop January 08, 2016, TU München

RAP Model Status Feedback Summary

Andreas Herkersdorf Technische Universität München



Technische Universität München



Acknowledgements



The current RAP (Resilience Articulation Point) Model is the result of a collaboration within the DFG SPP 1500 program "Dependable Embedded Systems"

- M. Engel, M. Glaß, J. Henkel, V. Kleeberger, M. Kochte, J. Kuehn, S. Nassif, H. Rauchfuss, W. Rosenstiel, U. Schlichtmann, M. Shafique, T. Schweizer, M. Tahoori, J. Teich, N. Wehn, C. Weis, and H.-J. Wunderlich
- A. Herkersdorf et al., "Resilience Articulation Point (RAP): Cross-layer dependability modeling for nanometer system-on-chip resilience", Microelectronics Reliability Journal, Elsevier, Volume 54, Issues 6–7, June–July 2014, Pages 1066–1074.
- Veit B. Kleeberger et al., "A Cross-Layer Technology-Based Study of How Memory Errors Impact System Resilience", IEEE Micro, 33 (4), July 2013.

SPP1500 Miniworkshop - January 2016



DFG SPP1500 "Dependable Embedded Systems"



HW/SW System

- Federal priority program of German Research Foundation (DFG)
 - Launched in January 2011, 6 years perspective
 - 11 projects (17 PIs) funded across entire stack of hardware, software, application levels
 - Approx. 9,5 Mio Euro for 6 years

Objectives

- Investigate new design methods and architectures for dependable, cost-efficient Hardware/Software for Embedded Systems by means of:
 - technology abstraction, self-adaptation, reconfiguration, probabilistic algorithms, effective utilization of redundancies
- Robust system design with low dependability overhead through cross-layer consideration / optimization



Device

www.SPP1500.itec.kit.edu

Figure source: Joerg Henkel, KIT

SPP1500 Miniworkshop - January 2016

Slide 5

Technische Universität München




DFG SPP1500 "Dependable Embedded Systems"

- Cross-layer implies both big potentials and challenges
 - Potentials
 - Trade-off effectiveness and cost of resilience mechanisms when applied at different levels
 - Exploit diversity in approaches and obtain technology abstraction for higher layers
 - Challenges
 - How to adequately model device layer properties for system level applicability?

Talk?

 How to make respective communitie How to say interdisciplinary background talk to






SPP1500 Miniworkshop - January 2016



Resilience Articulation Point (RAP) Model




SPP1500 Miniworkshop - January 2016

Slide 7

Technische Universität München



Resilience Articulation Point (RAP) Model




SPP1500 Miniworkshop - January 2016



Resilience Articulation Point (RAP) Model

Bit flip for encapsulating, abstracting and coupling technology with higher levels




SPP1500 Miniworkshop - January 2016

Slide 9

Technische Universität München



Bit Flip Examples



SPP1500 Miniworkshop – January 2016




g(s)

0


Soft Errors in Sequential Logic

Single Event Transient (SET)



$$P_{bit}(y,t) \approx \frac{T_{stp} + T_{hld} + t_p}{T_{clk}} \cdot P_{sense} \cdot P_{SET}$$

Error depends on spatial and temporal correlation between fault occurrence and register clocking



f(s, i)

SPP1500 Miniworkshop - January 2016


Slide 11

Technische Universität München

ТИП

Principal RAP Pillars

- Faults from various physical effects, if not masked, will manifest as permanent or transient single or multi-bit invalidations
- Probabilistic error functions are used to encapsulate and model different physical effects resulting in bit-flips



 ${\color{blue} \bullet}$ Transformation functions ${\mathcal T}_L$ convert probabilistic error functions ${\mathcal P}_L$ towards higher abstraction levels


$$\mathcal{P}_{L+i} = \mathcal{T}_{L}(\mathcal{E}_{L}, \mathcal{D}_{L}, \mathcal{S}_{L}) \circ \mathcal{P}_{L}$$

• Error and transformation functions aren't / can't be integral parts of the RAP modeling framework!

SPP1500 Miniworkshop – January 2016



Principal RAP Pillars



- Each fault type (origin) j is expressed as a separate error function
 - $P_{bit}(\vec{x},t) = \sum_{i} P_{bit}^{j}(\vec{x},t)$
- Error and transformation functions are abstractions, hence approximate!
- Dynamic program flow considered through workload characteristics in \mathcal{E}_{L}


SPP1500 Miniworkshop - January 2016

Slide 13

Technische Universität München



RAP: The Upper Half of the Hour Glass




- Error model / function \mathcal{P}_{L} reliefs expert at level L+i to know the details below L
 - ${}^{\bullet}$ $\mathcal{P}_{\!\scriptscriptstyle L}$ serves as error injection means, replacing stack of complex lower layer models

SPP1500 Miniworkshop - January 2016



From Bit to Word Error(s)



With assumption of bit error independence

$$P_{word}(\vec{x}, t) = T_{bit} \circ P_{bit}(\vec{x}, t) = 1 - \prod_{x_i \in \vec{x}} (1 - P_{bit}(x_i, t))$$

- With dependencies / correlations among bit errors
 - ullet $\mathcal{P}_{\!\!_{word}}$ affected by $\mathcal S$ and $\mathcal D$


SPP1500 Miniworkshop - January 2016

Slide 15

Technische Universität München



Examples for RAP Adoption in SPP 1500 Projects




SPP1500 Miniworkshop - January 2016



SRAM Cell Soft-Error Model

Contributed by N. Wehn (TU Kaiserslautern), U. Schlichtmann (TU München), S. Nassif (IBM Austin)



SPP1500 Miniworkshop - January 2016


Slide 17

Technische Universität München



Q_{crit} Dependencies

Contributed by N. Wehn (TU Kaiserslautern), U. Schlichtmann (TU München), S. Nassif (IBM Austin)



High-performance bulk technologies


SPP1500 Miniworkshop - January 2016



Reliable Embedded Software

Contributed by M. Engel, P. Marwedel (TU Dortmund)

- Error correction under resource/timing constraints
 - Requires flexible conflict resolution
 - Separate error detection & classification from correction



SPP1500 Miniworkshop - January 2016

Slide 19


Technische Universität München




Dynamic Functional Verification (DFV)

Contributed by W. Rosenstiel (Tübingen University)

- Coarse Grained Reconfigurable Architectures (CGRA)
- Allow mapping of applications into the temporal as well as the spatial domain






 CGRA "Slow-Down Factor" s describes degree of temporal domain usage (see figure above, left s=1, right s=4)

SPP1500 Miniworkshop - January 2016



Dynamic Functional Verification (DFV)

Contributed by W. Rosenstiel (Tübingen University)



SPP1500 Miniworkshop - January 2016


Slide 21

Technische Universität München



Dynamic Functional Verification (DFV)

Contributed by W. Rosenstiel (Tübingen University)



Exemplary Estimation of Detection Latency DL based on P(FO)=10⁻⁵ and clock frequency F=100Mhz

SPP1500 Miniworkshop – January 2016



Possible workgroup subjects

- Joerg Henkel:
 - We should be able to release RAP models to the public (e.g. opensource) such that RAP cannot only be understood but actually used by other researchers
 - There should be a transaction paper like TCAD where we describe RAP in a reproducible manner such that other researcher can understand, use and probably even extend it
- Is it feasible / realistic to include within the RAP model itself concrete, technology & application specific transformations from lowest to highest abstraction levels?
 - Provision a contiguous RAP model through all layers that all SPP 1500 projects can use
 - Obtain bit error probabilities for different types of gates, SRAM cells, latches, so that we can have a complete bottom-up instance of the RAP hourglass
 - Missing aspect is a showcase across all layers of abstraction

SPP1500 Miniworkshop - January 2016

Slide 23

Technische Universität München



Thanks!