Project

Project
Project Leader:

Dr. Joachim Becker, Uni Ulm

Topic:

Runtime reconfigurable analog circuits and adaptive filter synthesis for compensation of unreliable hard-ware constraints